A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategies for optimized processor performance.
A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for architecture research and education.
Murphi code of MESI w/ Self-degradation & support for arbitrary network reordering.
A UVM-based verification environment for a multi-core, write-back L2 cache on 32-bit RISC-V, enforcing MESI coherence with L1 caches and interfacing to DRAM over AXI4-Lite.
A C-based multicore processor simulator with a 5-stage pipeline, direct-mapped caches, and MESI bus-coherence protocol. Simulates parallel execution and memory synchronization across 4 cores.
Project about cache coherence using the MESI protocol. It is for the Computer Organization and Architecture II subject on CEFET-MG.
Laboratory for the Multiprocessor Structures course @ ACS, UPB 2020
Trabalho prático de implementação em ARQ II: Desenvolvimento de um simulador de coerência de cache utilizando a extensão do protocolo MESI, o MESIF.
Introduction to cache coherence: false sharing, MESI protocol and vectorization
MESI Cache Coherency Protocol Simulator - Trabalho para a Disciplina de Arquitetura e Organização de Computadores II
MESI Cache Coherence Simulator for Multicore Systems
Add a description, image, and links to the mesi-protocol topic page so that developers can more easily learn about it.
To associate your repository with the mesi-protocol topic, visit your repo's landing page and select "manage topics."