Skip to content
View SARdude54's full-sized avatar

Block or report SARdude54

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. fib_acc fib_acc Public

    A Fibonacci ASIC accelerator built using system verilog and open-source EDA tools.

    C++

  2. mat_mul_sys_arr mat_mul_sys_arr Public

    Implementation of Matrix Multiplication in hardware using a systolic architecture

    SystemVerilog

  3. 32bit-mult 32bit-mult Public

    32 bit multiplier in system verilog

    Verilog

  4. Vortex-ASIC Vortex-ASIC Public

    Taking a single Vortex core and L1 cache into an ASIC using open-source EDA tools.

    SystemVerilog

  5. legorockband/CSC426_SnakeGame legorockband/CSC426_SnakeGame Public

    SystemVerilog